SUMMARY This paper presents methods for detecting transistor short faults using logic level fault simulation and test generation. The paper considers two types of transistor level faults, namely strong shorts and weak shorts, which were introduced in our previous research. These faults are defined based on the values of outputs of faulty gates. The proposed fault simulation and test generation are performed using gate-level tools designed to deal with stuck-at faults, and no transistor-level tools are required. In the test generation process, a circuit is modified by inserting inverters, and a stuck-at test generator is used. The modification of a circuit does not mean a design-for-testability technique, as the modified circuit is used only during the test generation process. Further, generated test patterns are compacted by fault simulation. Also, since the weak short model involves uncertainty in its behavior, we define fault coverage and fault efficiency in three different way, namely, optimistic, pessimistic and probabilistic and assess them. Finally, experimental results for ISCAS benchmark circuits are used to demonstrate the effectiveness of the proposed methods.
Introduction
Although stuck-at and two-line bridging faults are popular fault models in conventional LSI test, they are no longer sufficient to represent the faults and defect that may occur in modern and future LSIs. There is ample evidence that transistor defects are often missed by the tests targeting conventional faults. Although, IDDQ test has a potential to detect transistor shorts [1]-[3] , its application to LSIs designed and manufactured by deep-submicron technologies is at best questionable for the following reasons. First, it is difficult to distinguish faulty IDDQ from fault free value. Second, test time for IDDQ test is much longer than logic test. Therefore, it is necessary to develop methods for detecting transistor defects by logic test. In addition, it is desirable, if not required, that we be able to address these new defects, by using existing stuck-at fault based test tools, because transistor-level calculation is difficult to apply to large scale circuits. Fault diagnosis methods for transistor stuckopen and for transistor shorts have been proposed in [4] , and [5] , respectively, where logic test is assumed and gate-level simulation techniques were applied. The fault models considered in this paper were introduced in [6], [10] and they are also briefly explained in this paper for completeness. A transistor short means a short between a pair of nodes of a transistor. Nodes include source, drain and. gate of a transistor that is part of a primitive gate. The model has been defined based on logic values on the output of a faulty gate. Below, we explain the fault models using an example of a two-input NAND gate. Table 1 shows the values of each transistor node in a fault free two-input NAND gate. In this table 'f' denotes floating state, and P1, P2, N1 and N2 are the four transistors in a two-input NAND gate as shown in Fig. 1 . Table 2 shows gate-input patterns that may produce erroneous values at the output of the gate. This table is representation of the expressions given in [1]. In Table 2 , symbol 'E' and 'S' mean that the two nodes take opposite and same value for the corresponding gate-input pattern, respectively. For example, when x1x2=00 is applied, source and drain at P1 transistor take the same value, and thus symbol 'S' is assigned at the intersection between sd at P1 and x1x2=00. When x1x2=11 is applied, source and drain at P1 transistor take opposite values, and thus symbol 'E' is assigned at the intersection between sd at P1 and x1x2=11.
Symbol 'N' means that the two nodes take opposite values, but that there is no conduction path from either node to the output of the Table 1 Values at transistor nodes.
s: source, g: gate, d: drain Table 3 Output of a two-input NAND with strong shorts. (1) Functions fFC and fFE are explained later. Next the following two functions on sh and ei are defined, which are used for assessments of fault coverage and fault efficiency for weak shorts.
[Definition 4] Function d1(sh, ei) for a gate g takes a value 1, if a test pattern t exists in T such that t produces ei and propagates the erroneous value from g to a primary output. Otherwise, it has value 0.
[Definition 5] Function d2(sh, ei) for a gate g takes a value 1, if no test pattern that produces ei can be generated or if any test pattern that produces ei does not propagate the erroneous value from g to a primary output. Otherwise it has value 0.
Example 1: Consider a circuit shown in Fig. 2 . Suppose that test patterns x1x2=00 and 01 are applied. Let sh be a gs-short at P1 within gate g1, which has two e-patterns: e1(x1x2=00) and e2(x1x2=01). In this case, d1(sh,e1)= 0, d1(sh,e2)=1, d2(sh,e1)=1 and d2(sh;e2)=0. This is because x1x2=01 propagates the erroneous value of g to the primary output, but x1x2=00 does not.
Strong Short Model
In this section, we reveal the characteristics of equivalent shorts, redundant shorts and relationship between stuck-at fault coverage and short coverage with respect to the strong short model. Identification of equivalent shorts is useful for reducing the target fault list as well as for having a meaningful fault coverage metric. If two shorts in a gate g have the same e-patterns and produce identical outputs for all the e-patterns, then they are equivalent. For example, in a twoinput NAND gate, sd-short at P1 and P2 and gs-short at N1 and N2 are all equivalent faults. As a result, 12 shorts can be collapsed into 8 representative shorts, in a two-input NAND gate.
Equivalent fault identification is also useful for identifying redundant faults. If two faults are equivalent and if one of them is redundant, then the other fault must also be redundant. Today's test pattern generators for stuck-at faults can identify redundant stuck-at faults within a relatively short computation time. Hence we deduce redundant shorts from the information about redundant stuck-at faults. The following theorem describes the condition of equivalence between a stuck-at fault and a short within the same gate.
Theorem 1: Let sa be a stuck-at fault on an input or the output of a gate g, and sh be a short in g. A short sh is equivalent to a stuck-at fault sa, if sh is g-excited by any gate input pattern that g-excites sa, and if sa is g-excited by any gate input pattern that g-excites sh.
(Proof) Consider a circuit C formed of primitive gates. [Optimistic]
[Pessimistic]
[Probabilistic]
In the optimistic coverage, when at least one of the possible cases of a weak short is detected, we regard the weak short as detected. For example, gd-weak-short at N2 belongs to one of the cases shown in Table 4 . If it is detected in any one of the cases, fFc(sh) is assigned 1. In the pessimistic coverage, the gd-short at N2 must be detected in all the cases for fFc(sh) to be 1. It should be noted that the fault coverage and fault efficiency in the optimistic assessment are same as those of the strong shorts.
Example 2: Consider the case where a test pattern t1(x1x2=01) is applied to the circuit shown in Fig. 2 . For the sake of simplicity of discussion, let us consider shorts in the gate g1 as target faults. Table 6 shows fFC for each short for the three coverage assessments. In this table only the shorts after collapsing equivalent faults are listed. Let shl be a gs-short at Pi in g1, and e1(x1ix2=00) and e2(x1x2=01) be the two e-patterns of sh1. Since test pattern ti produces e2 at gate g1 and it detects sh1, therefore d1(sh1,e2)=1 is Table 6 Values of fFc of each short in g1 in Fig. 2 . Table 7 Values of fFE of each short in g1 in Fig. 2 Table 8 Relation between input patterns and detected strong shorts. Table 9 Relation between input patterns and weak shorts detected in the pessimistic assessment.
case where a stuck-at fault on the output of the gate is detected, and pattern 00 appears on the inputs of the gate. In this case, from the definition of thee strong short model, it is found that gs-short and gd-short at P1 transistor and gsshort and gd-short at P2 transistor are detected, as shown in the second row in Table 8 . Similar tables can be easily obtained for more than two input gates and for gates with other types.
Weak Short Model
Fault simulation for weak shorts is performed based on stuck-at fault simulation, similarly for strong shorts. Table 9 shows the relation between gate input patterns and detected weak shorts in a two-input NAND gate by the pessimistic assessment. The columns in Table 9 have same meanings as in Table 8 . For example, if only 00 appears when a stuck-at fault on the gate output is detected, then no fault is identified as detected in the pessimistic assessment. If 10 appears when a stuck-at fault on the gate output is detected, then sd-short at N2 transistor is identified as detected. This is because sd-short at N2 has only one e-pattern of 10.
Test Generation
We generate test patterns by a stuck-at test generator. First we generate test patterns with targeting stuck-at faults and collect transistor shorts that are not detected by the test patterns. Next we generate test patterns in order to detect these undetected transistor shorts. In this section, we explain the second test pattern generation, that is, test pattern generation for transistor shorts undetected by the stuck-at test patterns.
Strong Short Model
In the test generation described in this subsection, target faults are strong shorts that are not detected by stuck-at test patterns. What we have to do is to generate test patterns that are not included in stuck-at test patterns. For example , let's consider the case where strong shorts in a three-input NAND gate remain to be undetected. Let x1, x2, x3 and y be three inputs and the output of the gate as shown in Fig. 4 (a) , respectively. If test patterns that achieve 100% stuck-at fault efficiency are applied first, then it is implied that the test patterns include the four gate-input patterns: x1x2x3=111, 011, 101 and 110, or that some or all of them cannot be generated. Therefore in the second test generation, we try to generate test patterns that are not included in the stuck-at test patterns. In order to generate such non-stuck-at test patterns, we add one or more inverters to a circuit under test.
Since the modified circuit is used only during a test generation process, this modification is different from a designfor-testability technique.
For example, when we want to generate a test pattern that has x1x2x3=010 as a gate-input pattern at the threeinput NAND gate, we insert inverters on x1 and x3 as shown in Fig. 4 (b) , and generate a test pattern with targeting stuckat 1 fault on y.
Weak Short Model
In order to achieve 100% fault efficiency for weak shorts in the pessimistic assessment, we must generate test patterns that produce every e-pattern for each short. For example, in the case of gd-short at N2 transistor in a two-input NAND, we must generate test patterns that produce x1x2=00, 10 and 11, and also that detect a stuck-at fault on the output of the corresponding gate. When these three patterns are all generated, the short can be detected, even if its behavior takes any one of the three cases in Table 4 . If some of the patterns are not generated, then it must be proved that generation of the patterns is impossible, in order to achieve 100% fault efficiency.
Test patterns that produce each e-pattern are generated by the similar approach to that for strong shorts. Inverters are inserted on inputs that take control values in test patterns, and a test pattern is generated with targeting a stuck-at fault on the output of the gate.
Test Compaction
The test generation described above does not take care of the number of test patterns. We compact the test set consisting of stuck-at test patterns and additionally generated test patterns. This test compaction is done by fault simulation, which finds and deletes redundant test patterns. Test patterns are applied in the reverse order, where additionally generated test patterns are applied first and stuck-at test patterns follow them. If a test pattern detects no new fault, then it is identified as redundant and deleted.
Experimental Results
The proposed fault simulation and test pattern generation were implemented using C language, and experiments were performed for ISCAS benchmark circuits. Scan design was assumed for the sequential circuits. The program was run on a computer with 2.6 GHz Pentium 4 processor. Table 10 shows results for strong shorts with application of only stuck-at test patterns. The stuck-at test patterns achieved 100% stuck-at fault efficiency. In Table 10 , the number of test patterns (pat), the number of target shorts (fault), the number of detected shorts (det), the number of redundant shorts (red), fault coverage (coy) and fault efficiency (eff) are shown. It is found that the stuck-at test patterns achieved more than 95% fault coverage, and more than 99% fault efficiency for strong shorts. However, there were a few faults undetected in most circuits. Table 11 shows results on additional test generation for Table 10 Results for strong shorts with stuck-at patterns. Table 11 Results for strong shorts with additional patterns.
strong shorts undetected by the stuck-at test patterns . The table includes the number of additionally generated test patterns (pat), the number of shorts undetected by the stuck-at test patterns (fault), the number of redundant shorts identified by the additional test generation (red), fault coverage finally achieved (cov), fault efficiency finally achieved (eff) and CPU time in seconds. For s1238, s9234, s15850, s38417 and s38584, a few test patterns were additionally generated, while no test patterns were generated for the other circuits. For every circuit, 100% fault efficiency was achieved. That means all the undetected faults were identified as redundant. Some faults that were not proved as redundant by the stuck-at test set are identified as redundant by the additional test generation process described in Sect. 5.1. Since most of the faults undetected by the stuck-at test patterns were redundant, it is found that the stuck-at test patterns can detect most of the detectable strong shorts. Therefore, we can conclude that in most cases, stuck-at test patters are sufficient to detect strong shorts. However, as Theorem 3 shows, stuck-at test patterns that achieve 100% fault efficiency cannot always detect all the detectable strong shorts, in which case additional test patterns may be required. The results for the circuits s1238, s9234, s15850, s38417 and s38584 demonstrate this scenario. Table 12 shows results for weak shorts with application of the stuck-at test patterns, similarly for strong shorts. The table includes the number of test patterns (pat), fault coverage (cov) and fault efficiency (eff) by the probabilistic and the pessimistic assessment. It is found that at most 93% fault coverage and fault efficiency were achieved in the probabilistic assessment, and at most 84% fault coverage and fault efficiency were achieved in the pessimistic assessment for s38417. Table 13 shows results on the test generation for the weak shorts undetected by the stuck-at test patterns. The table includes the number of additionally generated test patterns (pat), fault coverage (cov), the difference between fault Table 12 Results of test generation for weak shorts. Table 13 Results of test generation for weak shorts . 
